Merge pull request #3473 from sharkdp/dependabot/submodules/assets/syntaxes/02_Extra/SystemVerilog-b340f1c

Browse Source

build(deps): bump assets/syntaxes/02_Extra/SystemVerilog from `7eca705` to `b340f1c`

...

This commit is contained in:

auto-merge-dependabot-prs[bot]

2025-11-01 09:37:25 +00:00

committed by GitHub

parent 490e1580ad 528aa4fedd

commit 2f5cba7f8f

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

2

assets/syntaxes/02_Extra/SystemVerilog vendored

Submodule assets/syntaxes/02_Extra/SystemVerilog updated: 7eca705e87...b340f1c7f6